{{ 'fb_in_app_browser_popup.desc' | translate }} {{ 'fb_in_app_browser_popup.copy_link' | translate }}

{{ 'in_app_browser_popup.desc' | translate }}

價格均為含稅價,滿1000元享免運優惠!歡迎公司及學校機關團體大量採購, 由專人提供專案報價。

EPM570T144C5N(中古)

EPM570T144C5N(中古)

產品貨號:3680101003505
區號:Za01-01
品牌:
原廠貨號:


全店,滿千郵寄超商純取免運優惠

NT$189
{{shoplineProductReview.avg_score}} {{'product.product_review.stars' | translate}} | {{shoplineProductReview.total}} {{'product.product_review.reviews' | translate}}
{{amazonProductReview.avg_rating}} {{'product.product_review.stars' | translate}} | {{amazonProductReview.total_comment_count}} {{'product.product_review.reviews' | translate}}
數量 組合數量
一次最大商品購買數量限制為 99999
該數量不適用,請填入有效的數量。
售完

商品存貨不足,未能加入購物車

您所填寫的商品數量超過庫存

{{'products.quick_cart.out_of_number_hint'| translate}}

{{'product.preorder_limit.hint'| translate}}

每筆訂單限購 {{ product.max_order_quantity }} 件

現庫存只剩下 {{ quantityOfStock }} 件

若想購買,請聯絡我們。
商品描述
送貨及付款方式
商品描述

EPM570T144C5N Introduction

The MAX® II family of instant-on, non-volatile CPLDs is based on a 0.18-μm, 6-layermetal-
flash process, with densities from 240 to 2,210 logic elements (LEs) (128 to 2,210
equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices offer high
I/O counts, fast performance, and reliable fitting versus other CPLD architectures.
Featuring MultiVolt core, a user flash memory (UFM) block, and enhanced in-system
programmability (ISP), MAX II devices are designed to reduce cost and power while
providing programmable solutions for applications such as bus bridging, I/O
expansion, power-on reset (POR) and sequencing control, and device configuration
control.

EPM570T144C5N Features

The MAX II CPLD has the following features:
■ Low-cost, low-power CPLD
■ Instant-on, non-volatile architecture
■ Standby current as low as 29 μA
■ Provides fast propagation delay and clock-to-output times
■ Provides four global clocks with two clocks available per logic array block (LAB)
■ UFM block up to 8 Kbits for non-volatile storage
■ MultiVolt core enabling external supply voltages to the device of either 3.3 V/2.5 V or 1.8 V
■ MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels
■ Bus-friendly architecture including programmable slew rate, drive strength,
    bushold,and programmable pull-up resistors
■ Schmitt triggers enabling noise tolerant inputs (programmable per pin)
■ I/Os are fully compliant with the Peripheral Component Interconnect Special Interest Group (PCI SIG)
   PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at 66 MHz
■ Supports hot-socketing
■ Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry
   compliant with IEEE Std. 1149.1-1990
■ ISP circuitry compliant with IEEE Std. 1532












送貨及付款方式

送貨方式

  • FedEx 國際貨運
  • 郵局國際貨運
  • 郵寄
  • 7-11 取貨付款 (C2C)
  • 7-11 取貨不付款 (C2C)
  • 黑貓-常溫
  • 黑貓-常溫(貨到付款)
  • 報價單草稿

付款方式

  • 專員接洽
  • 銀行轉帳
  • 信用卡付款
  • 黑貓宅配(貨到付款)
  • 7-11取貨付款